Abstract-Performance analysis and capacity prediction of integrated semiconductor equipment is a very difficult task, it is a effective way to solve this problem by setting up a model of equipment performance measurement. This paper details the composition and related operation principle of parallel integrated semiconductor equipment. This paper also deriving a set of stability measurement model, we call it Throughput Model, for integrated semiconductor equipment according to its operation principle, which reflect the relationship between stability and output error. The model can effectively calculate the stability of equipment and help system design.
INTRODUCTION
Semiconductor Equipment is a type of important equipment in current semiconductor manufacture. According to SEMI standard E21-96, integrated semiconductor equipment is a kind of semiconductor manufacture equipment which integrates and mechanical combined multiple manufacture module, transmission module and wafer bearing chamber. In semiconductor equipment, there are several wafer processing modes, such as serial, parallel, mixture and re-loadable wafer stream modes. It's difficult to analyze the performance and predict the yield of the integrated semiconductor equipment due to the characteristics of the equipment and the complex of the processing. The integrated semiconductor equipment model can effectively analyze the relationship among yield, equipment configuration and wafer stream modes to predict the equipment yield and optimize the system configuration.
Perkinson draw the sequence chart of the parallel integrated semiconductor equipment processing and deduced the theoretic equipment model to predict the maximum throughput based on single-beam serial integrated semiconductor equipment and serial-parallel mixture wafer stream modes [1] [2] . Morrison and Martin calculated the equipment average cycle time using queuing theory which aimed at the serial wafer processing modes of integrated semiconductor equipment [3] . Srinivasan applied Petri network to establish semiconductor equipment processing model and analyzed the model by state cycle analysis model to calculate the stable yield [4] . Wu N Q considered constrained integrated semiconductor equipment model and did much work on dispatch analysis using Petri network method [5] . The researcher analyzed the system dispatch and deduced a analytical dispatch algorithm to determine the periodical dispatch scheme based on the model and time constrains.
Petri network model performance analysis is difficult and can cause state space explosion problem. However, Perkinson or Morrison didn't carry research on the throughput [6] of parallel integrated equipment. This paper establishes the throughput model for the parallel integrated semiconductor equipment and analyzes the performance.
II. INTRODUCTION OF THE INTEGRATED SEMICONDUCTOR EQUIPMENT
The integrated semiconductor equipment usually consist of several processing chambers, one or two wafer bearing chambers and a transmission module based on robotic hand. The processing module is responsible for processing wafers. There are one or two bearing plates in robotic hand which are responsible for loading and unloading and moving the wafers. The wafer bearing chamber is responsible for storing the pending and processed wafers. For a N-chamber parallel integrated semiconductor equipment, the function of each chamber is the same. There are five states-initial temporary, stable, finish temporary and unload states.
(1) Loading Stage. A batch of wafers firstly is put in the wafer bearing chamber, and then the chamber is pumped into vacuum space. This stage is the system loading stage and the required time is system loading time.
(2) Initial temporary stage. After system loading the wafer bearing chamber is in vacuum. The robotic hand can unload the wafers in the chamber and transfer them to the processing chambers. The system enters initial temporary stage.
(3) Stable stage. The system enters the stable stage when there are wafers in all of the processing chambers. The system in this stage has the periodical characteristic and stays the longest time. Thus the characteristics in stable stage can reflect the system characteristics. In the stable stage, the time which is the time interval of two successively finished wafers loaded in the wafer bearing chambers is called wafer basic period, represented by WFP.
(4) Finish temporary stage. The processing lost the periodical characteristics when the amounts of pending wafers are less the chamber number N. The system enters the finish temporary stage.
(5) Unload stage. When all of the wafers are processed completely and loaded to wafer bearing the unload stage begins. At this time the wafer bearing chambers are pumped into air to atmosphere pressure. The robotic hand takes away all of the wafers from the wafer bearing chambers and the stage end.
Normally the time which the system in stable stage is longest and has the periodical characteristic. Thus the characteristics in stable stage can reflect the system characteristics. In the stable stage, the time which is the time interval of two successively finished wafers loaded in the wafer bearing chambers is called wafer basic period, represented by WFP, which is one the most important index to evaluate the equipment.
III. STABLE MEASUREMENT MODEL DESIGN
In order to evaluate the stability of the performance, a stable measurement model is designed. The method is as follows.
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satisfies the properties of multi-variable, thus A is replaced by 1 A + KC and C is replaced by H + SC . According to theorem 3, there exists positive definite matrix P 、 Q 、 R make LMI(9)( Λ <0). S can be solved by LMI(7) to get stability results.
IV. EXPERIMENT ANALYSIS
In order to verify the validity of the method the comparison experiment is applied for the stability experiment of some specific semiconductor system. The simulation is finished by a semiconductor equivalent circuit. The experimental circuit is as figure 1. In figure 2 the system temporary stable effect is obvious. The algorithm reduces the measurement model instability caused by the reference to ensure the accuracy of the results which has some practical value.
V. CONCLUSIONS
This paper detailed introduces the components and mechanism of parallel integrated semiconductor equipment. It deduces the integrated semiconductor stability measurement model to reflect the relationship between the stability and the output error. The throughput model can calculate the equipment stability effectively and aid the system design which can evaluate the system stability quickly.
